v 20061020 1
B 850 3850 850 475 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 900 3550 900 3850 1 0 0
{
T 600 3550 5 10 0 1 180 6 1
pintype=pwr
T 925 3800 5 10 1 1 180 0 1
pinnumber=1
}
P 1150 3550 1150 3850 1 0 0
{
T 950 3450 5 10 0 1 0 0 1
pintype=pwr
T 1175 3800 5 10 1 1 180 0 1
pinnumber=2
}
T 700 5900 8 10 0 0 0 0 1
author=anonymous
T 700 5700 8 10 0 0 0 0 1
description=SRDA3.3-4
T 700 5500 8 10 0 0 0 0 1
footprint=SO8
T 700 5300 8 10 0 0 0 0 1
device=Si3201
P 1400 3550 1400 3850 1 0 0
{
T 1200 3450 5 10 0 1 0 0 1
pintype=pwr
T 1400 3800 5 10 1 1 180 0 1
pinnumber=3
}
P 1650 3550 1650 3850 1 0 0
{
T 1450 3450 5 10 0 1 0 0 1
pintype=pwr
T 1675 3800 5 10 1 1 180 0 1
pinnumber=4
}
P 900 4625 900 4325 1 0 0
{
T 700 3925 5 10 0 1 0 0 1
pintype=pwr
T 900 4475 5 10 1 1 180 0 1
pinnumber=8
}
P 1150 4625 1150 4325 1 0 0
{
T 950 3925 5 10 0 1 0 0 1
pintype=pwr
T 1150 4475 5 10 1 1 180 0 1
pinnumber=7
}
P 1400 4625 1400 4325 1 0 0
{
T 1200 3925 5 10 0 1 0 0 1
pintype=pwr
T 1400 4475 5 10 1 1 180 0 1
pinnumber=6
}
P 1650 4625 1650 4325 1 0 0
{
T 1450 3925 5 10 0 1 0 0 1
pintype=pwr
T 1650 4475 5 10 1 1 180 0 1
pinnumber=5
}
T 950 3875 9 5 1 0 90 0 1
I/O1
T 1225 3875 9 5 1 0 90 0 1
REF1
T 1475 3875 9 5 1 0 90 0 1
REF1
T 1675 3875 9 5 1 0 90 0 1
I/O2
T 1425 4150 9 5 1 0 90 0 1
I/O3
T 1175 4150 9 5 1 0 90 0 1
I/O4
T 1675 4125 9 5 1 0 90 0 1
REF2
T 950 4125 9 5 1 0 90 0 1
REF2